这是我将图形文件转hdl文件时候出的错误
Error: Name "2" in design file /EDA_TEST/MUX16_1/mux16_1.vhd contains illegal character for VHDLError: Name "3" in design file /EDA_TEST/MUX16_1/mux16_1.vhd contains illegal character for VHDL
Error: Name "1" in design file /EDA_TEST/MUX16_1/mux16_1.vhd contains illegal character for VHDL
能帮忙看看吗？？？ Warning (10541): VHDL Signal Declaration warning at sys_step_nios_0.vhd(52): used implicit default value for signal "sys_cpu_step_data_master_read_data_valid_Avalon_PWM_s_0_avalon_slave_0" because signal was never assigned a value or an explicit default value.
Use of implicit default value may introduce unintended design optimizations.
这条警告是我遇到的，还不知道有什么后果。。
希望又碰到的，能帮我解释一下啊 Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
这条警告说什么呢：好像是在说变量没有初始化，希望你进行初始化。 Warning: Entity "sys_cpu_step_oci_test_bench" contains only dangling pins
警告：实体“sys_cpu_step_oci_test_bench”只包含悬空引脚 Warning: Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
这句又是什么意思呢？？ Warning: Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
Warning: Following 30 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
这两句是什么意思呢？？ Warning: Output port clk1 of PLL "SDRAM_PLL:inst|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
这个警告是什么意思啊？？？ Warning: The reset input will be asserted when the evaluation time expires
这句呢？？
页:
[1]
