vvt 发表于 2011-7-9 04:49:20

modelsim 和verilog-xl有没有本质上的不同？

modelsim 和verilog-xl有没有本质上的不同？

vvt 发表于 2011-7-9 04:49:43

做pre_layout时序仿真时，发现一个问题：同样的库文件，同样的testbench文件
，同样的SDF文件，利用modelsim仿真没有报告任何错误信息，而在工作站上用verilog-xl仿真
则报告很多错误

vvt 发表于 2011-7-9 04:49:57

下面的这些错误信息如何去解释？谢了先
maxx.sdfmaxx.sdfL18462: SDFA Error: Unable to find source port test_maxxtime.MAXX.db1d
          maxx.sdfL18463: SDFA Error: Unable to find source port test_maxxtime.MAXX.db2d
          maxx.sdfL18464: SDFA Error: Unable to find source port test_maxxtime.MAXX.db1d
          maxx.sdfL18465: SDFA Error: Unable to find source port test_maxxtime.MAXX.db2d
          maxx.sdfL18466: SDFA Error: Unable to find source port test_maxxtime.MAXX.db1d
          maxx.sdfL18467: SDFA Error: Unable to find source port test_maxxtime.MAXX.db2d
          maxx.sdfL19161: SDFA Warning: Negative timing check limit -0.240000 set to 0
          maxx.sdfL19162: SDFA Warning: Negative timing check limit -0.310000 set to 0
          maxx.sdfL19165: SDFA Warning: Negative timing check limit -0.390000 set to 0
          maxx.sdfL19166: SDFA Warning: Negative timing check limit -0.420000 set to 0
          maxx.sdfL19171: SDFA Warning: Negative timing check limit -0.500000 set to 0
          maxx.sdfL19172: SDFA Warning: Negative timing check limit -0.350000 set to 0
页: [1]
查看完整版本: modelsim 和verilog-xl有没有本质上的不同？