fpga论坛|fpga设计论坛's Archiver
论坛
›
FPGA技术交流
› ???
zhiweiqiang33
发表于 2012-10-26 11:15:34
???
# Running testbench
# ** Error: (vsim-3601) Iteration limit reached at time 45 ns.
# can't set "steptrack::iteration_limit_exceeds": parent namespace doesn't exist
#
这个是什么错误啊、
页:
[1]
查看完整版本:
???