interige 发表于 2010-6-27 23:12:51

fpga优秀设计的十大戒律

Peter's Provocative Pontifications--- The Ten Commandments for successfule Design<br>
<br>
1.All state machine outputs shall always be registered.<br>
2.Thou shall use registers, never latches.<br>
3.Thy state machine inputs,including reset shall be synchronous.<br>
4.Beware fast paths lest they bite thine ankles<br>
5.Minimize skew of thine clocks<br>
6.Cross clock domains with the greatest of caution.Synchronize thy signals!<br>
7.Have no dead states in thy state machine.<br>
8.Have no logic with unbroken asynchronous feedback lest the fleas of myriad Test Engineers infest thee<br>
9. All decode logic must be crafted carefully --eschew asynchronicity<br>
10.Trust not thy simulator -- it may beguile thee when thy design is junk<br>

usb 发表于 2010-6-28 01:01:34

英语很差，高手翻译一下吧

ANG 发表于 2010-6-28 02:05:02

感觉不错啊

usb 发表于 2010-6-28 03:52:51

zenmeshiyingwende

usb 发表于 2010-6-28 05:02:37

优秀设计的十大戒律 的翻译,我看过中文板的，英文太烂啦，看不懂原版的，呵呵。<br>
拿别人的翻译作品上来

HDL 发表于 2010-6-28 05:16:19

同意楼上观点！！！

CHA 发表于 2010-6-28 05:54:07

看不懂。。。

UFO 发表于 2010-6-28 07:50:59

up&nbsp;&nbsp;不错

longtim 发表于 2010-6-28 09:44:53

******吧！

CHAN 发表于 2010-6-28 10:38:54

thanks for sharing
        http://bbs.vibesic.com/images/smilies/default/smile.gif
页: [1] 2
查看完整版本: fpga优秀设计的十大戒律