zhiweiqiang33 发表于 2013-4-21 21:01:32

求助 拜谢

求助：Error (10200): Verilog HDL Conditional Statement error at deadtime.v(27): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct
页: [1]
查看完整版本: 求助 拜谢