fpga论坛|fpga设计论坛

 找回密码
 我要注册

QQ登录

只需一步,快速开始

搜索
收藏本版 (15) |订阅

FPGA资料下载 今日: 13 |主题: 21137|排名: 1 

作者 回复/查看 最后发表
预览 SystemVerilog 讲座 attachment zxopenwgb 2016-9-13 1793 芙蓉王 2016-9-13 11:54
预览 FPGA论文集 attachment zxopenwgb 2016-9-13 1743 芙蓉王 2016-9-13 11:54
预览 EP4CE10-开发板资料 attachment zhiweiqiang33 2014-6-10 62033 zxopenwgb 2016-9-13 10:18
预览 5 分钟学会使用CPLD attach_img  ...23 lcytms 2016-9-9 246002 Sunlife 2016-9-13 10:14
预览 DC_training attachment zxopenwgb 2016-9-13 0744 zxopenwgb 2016-9-13 10:02
预览 COGNITIVE RADIO, SOFTWARE DEFINED RADIO, AND ADAPTIVE WIRELESS SYSTEMS attachment zxopenwgb 2016-9-13 0872 zxopenwgb 2016-9-13 09:58
预览 Advanced FPGA Design attachment zxopenwgb 2016-9-13 0724 zxopenwgb 2016-9-13 09:56
预览 vhdl语言 attachment 芙蓉王 2016-9-12 0935 芙蓉王 2016-9-12 09:45
预览 雾盈FPGA笔记之(七)安全简单易行的按键消抖 attach_img 雾盈 2016-9-10 21573 芙蓉王 2016-9-12 09:22
预览 可编程逻辑器件基础 attachment 芙蓉王 2016-9-8 31503 Sunlife 2016-9-11 18:55
预览 FPGA in Wireless Communications attachment zxopenwgb 2016-9-5 53658 zxopenwgb 2016-9-10 17:36
预览 电子系统设计(FPGA/CPLD) attachment Sunlife 2016-6-14 1875 Sunlife 2016-9-10 16:55
预览 Verilog HDL与数字电路设计 attachment Sunlife 2016-6-14 11138 Sunlife 2016-9-10 16:55
预览 Protel DXP实例100个 attachment Sunlife 2016-6-14 1743 Sunlife 2016-9-10 16:53
预览 最经典Verilog教程:精通Verilog HDL:IC设计核心技术实例详解 attachment Sunlife 2016-6-14 21339 Sunlife 2016-9-10 16:52
预览 从多图对比看Vivado与ISE开发流程的差异 attach_img lcytms 2016-9-8 83053 Blondie 2016-9-9 15:58
预览 FPGA术语词汇 attachment 芙蓉王 2016-9-8 11005 Blondie 2016-9-9 15:57
预览 玩转示波器从这里开始 attachment Sunlife 2016-6-16 21120 Sunlife 2016-9-7 14:20
预览 为什么将放大器装在示波器的探头尖端? attachment Sunlife 2016-6-16 21089 Sunlife 2016-9-7 14:20
预览 DDR2 attachment zxopenwgb 2016-9-5 21031 芙蓉王 2016-9-7 13:47
预览 vhdl语言100例详解 attachment 芙蓉王 2016-9-7 0936 芙蓉王 2016-9-7 11:03
预览 无线通信FPGA代码 attachment zxopenwgb 2016-9-2 2833 zxopenwgb 2016-9-7 09:27
预览 Altera FPGA设计基础 attachment zxopenwgb 2016-9-5 1809 zxopenwgb 2016-9-7 09:25
预览 CPLD(FPGA)的开发与应用 attachment zxopenwgb 2016-9-5 11067 zxopenwgb 2016-9-7 09:25
预览 Digital signal processing attachment zxopenwgb 2016-9-5 1805 zxopenwgb 2016-9-7 09:24
预览 F01 Modelsim10 attachment zxopenwgb 2016-9-5 11354 zxopenwgb 2016-9-7 09:24
预览 IC设计核心技术实例详解 attachment zxopenwgb 2016-9-5 1741 zxopenwgb 2016-9-7 09:21
预览 Introduction_to_Verilog attachment zxopenwgb 2016-9-5 1753 zxopenwgb 2016-9-7 09:20
预览 IPCores attachment zxopenwgb 2016-9-5 1631 zxopenwgb 2016-9-7 09:20
预览 MC8051IP核(英文) attachment zxopenwgb 2016-9-5 1727 zxopenwgb 2016-9-7 09:19
预览 QUARTUSII 6.0中文使用说明 attachment zxopenwgb 2016-9-5 1835 zxopenwgb 2016-9-7 09:19
预览 RTL仿真教程 attachment zxopenwgb 2016-9-5 1781 zxopenwgb 2016-9-7 09:18
预览 system_verilog&verilog.part2 attachment zxopenwgb 2016-9-5 1835 zxopenwgb 2016-9-7 09:18
预览 SystemVerilog Assertion Handbook.part3 attachment zxopenwgb 2016-9-5 1882 zxopenwgb 2016-9-7 09:11
预览 The Verilog PLI Handbook.part1 attachment zxopenwgb 2016-9-5 11006 zxopenwgb 2016-9-7 09:11
预览 ug850-zc702-eval-bd attachment zxopenwgb 2016-9-5 1679 zxopenwgb 2016-9-7 09:10
预览 Verilog HDL数字设计与综合 夏宇闻译(第二版).part2 attachment zxopenwgb 2016-9-5 1723 zxopenwgb 2016-9-7 09:08
预览 verilog建模实例 attachment zxopenwgb 2016-9-5 1814 zxopenwgb 2016-9-7 09:08
预览 VHDL程序2 attachment zxopenwgb 2016-9-5 1808 zxopenwgb 2016-9-7 09:07
预览 Vivado 简明教程 attachment zxopenwgb 2016-9-5 2969 zxopenwgb 2016-9-7 09:05
下一页 »

快速发帖

还可输入 80 个字符
您需要登录后才可以发帖 登录 | 我要注册

本版积分规则

关闭

站长推荐上一条 /1 下一条

QQ|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛 ( 京ICP备20003123号-1 )

GMT+8, 2026-4-9 14:28 , Processed in 0.185875 second(s), 17 queries .

Powered by Discuz! X3.4

Copyright © 2001-2023, Tencent Cloud.

返回顶部 返回版块