集成电路技术分享

 找回密码
 我要注册

QQ登录

只需一步,快速开始

搜索
查看: 1615|回复: 2

求助!关于生成bit时的报错问题

[复制链接]
小菜鸟wantfly 发表于 2017-11-26 17:10:54 | 显示全部楼层 |阅读模式

由于发端和接收端的时钟不同源,需要进行时钟同步,即码同步。我用了一个早迟门实现码同步,但是偶尔还是会有丢帧的现象。因此就想把发端板子和收端板子上的10.24M的时钟拉出来,接到一个板子的接口,然后用示波器观察。但是在生成bit文件的时候,就出现了如下的错误,这种怎么解决呢!?谢谢!!
ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned.
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
INFO:Bitgen:40 - Replacing "Auto" with "NoWait" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
zxopenljx 发表于 2025-2-28 16:04:30 | 显示全部楼层
求助!关于生成bit时的报错问题
您需要登录后才可以回帖 登录 | 我要注册

本版积分规则

关闭

站长推荐上一条 /1 下一条

QQ|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛 ( 京ICP备20003123号-1 )

GMT+8, 2025-4-10 20:56 , Processed in 0.060246 second(s), 21 queries .

Powered by Discuz! X3.4

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表