集成电路技术分享

 找回密码
 我要注册

QQ登录

只需一步,快速开始

搜索
查看: 1814|回复: 0

高级硬件FPGA开发工程师 英飞朗科技(北京)有限公司

[复制链接]
ddr 发表于 2011-6-2 05:58:01 | 显示全部楼层 |阅读模式
职位描述:
高级硬件FPGA开发工程师是一个城域网络开发与设计的关键参与者。需要具有较强独立承担任务和解决问题的能力,赋予创造性,能同其他硬件工程师和软件工程师以及相关人员协调工作,理解并实施整体任务目标和项目日程表。

任职要求:
1. 本科及以上学历,计算机或通信、电子类相关专业
2. 5 年以上硬件FPGA设计经验,有硬件板设计和调试经验,
3. 能独立承担硬件FPGA设计项目,按照项目计划要求完成任务
4. 熟悉使用XILINX,ALTERA的FPGA产品和ISE,QUATUS,MODELSIM等开发软件
5. 熟练使用VHDL,VERILOG,C等开发语言进行FPGA设计
6. 具有光通信产品SDH/SONET,DWDM,ETHERNET SWITHC/ROUTER等硬件产品的开发经验
7. 具备开发高速信号2.5G/10G经验者优先考虑
8. 良好的英文听说读写能力,
9. 强烈的责任心与良好的团队合作精神,具有良好的学习能力、沟通交流能力

The candidate will be a member of the hardware engineering team in Beijing development engineering group, ensuring that assigned aspects of FPGA design and requirement such as on management/control card, transponder card, EDFAs, testing, vender/supplier selection, diagnostics, and associated functionality meets the specified requirements for the optical transport systems. Position is based in our recently established Beijing development facility.

Role Responsibility Summary:
The Hardware FPGA Engineer will be responsible for being a key participant in the Hardware design team for the optical transport products. As a key member of the development team, the individual will develop creative (i.e. low-cost & timely) solutions to complex electronic boards and network system issues and develop various aspects of FPGA design verification, coordinate in board bring-up, troubleshooting, and functionality for the management control card, transponder card, EDFA card. Highly independent technical engineer with regular interaction with hardware engineering and software development peers as well as the other engineering functional groups. Understands and delivers to overall task level goals & project level schedules.

The following requirements are expected for applicable candidates
BS, MS or PhD degree in Electrical Engineering, Computer Engineering or related majors
4-10 years experience with FPGA design
Experienced with XILINX, ALTERA FPGA/CPLD products and familiar with ISE, MODELSIM
Familiar with VHDL, VERILOG,C language to FPGA design
Knowledge of optical hardware system is a strong plus
Good knowledge of high speed designs such as 2.5G, 10G system.
Experience and Background on optical system, SONET/SDH and Ethernet switch/router.
Sound skills in reading, writing and oral English, English level four is required
Good people skill, good at coordinating work among peers and interfacing with other functional groups
您需要登录后才可以回帖 登录 | 我要注册

本版积分规则

关闭

站长推荐上一条 /1 下一条

QQ|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛 ( 京ICP备20003123号-1 )

GMT+8, 2024-12-25 02:16 , Processed in 0.053909 second(s), 20 queries .

Powered by Discuz! X3.4

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表