`include使用问题

1. //------------------sys.v-------------------------
   
2. [color=Red]`include"E:\FPGA\Quartus\shiyanlianxi\shiyan10_1\p_to_s.v"
   
3. `include"E:\FPGA\Quartus\shiyanlianxi\shiyan10_2\s_to_p.v"[/color]module system(D_in, T0, T1, data, D_out, SEND, ESC,
   
4.               DSC,  TAKE, ADD_100, ADD_101);
   
5.   input       D_out, SEND, ESC, DSC, TAKE, ADD_100, ADD_101;
   
6.   inout  [7:0] data;
   
7.   output      D_in, T0, T1;
   
8.   
   
9.   p_to_s  p_to_s(.D_in(D_in),.T0(T0),.data(data),
   
10.                  .SEND(SEND),.ESC(ESC),.ADD_100(ADD_100));
    
11.   s_to_p  s_to_p(.T1(T1),.data(data),.D_out(D_out),
    
12.                  .DSC(DSC),.TAKE(TAKE),.ADD_101(ADD_101));
    
13.   
    
14. endmodule

复制代码

会报错，是什么原因啊，请教各位大哥。