21240| 10
|
飞利浦-大唐笔试题 用verilog/vhdl写一个fifo控制器(包括空,满,半满信号) |
| ||
相关帖子 |
||
| ||
| ||
| ||
| ||
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-3-15 04:38 , Processed in 0.071761 second(s), 23 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.