1087| 0
|
请问一下大家在模块引脚这样定义 output reg [15:0] aa;这是16个输出引脚吗? |
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-4-30 13:16 , Processed in 0.060283 second(s), 19 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.