|
3311| 2
|
用Verilog写了个求平方根代码,但是求余数的部分不对,其它的都没有问题。 |
| ||
| ||
/1
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2026-4-8 02:10 , Processed in 0.087974 second(s), 20 queries .
Powered by Discuz! X3.4
Copyright © 2001-2023, Tencent Cloud.