2168| 2
|
求代码,怎样将Verilog计算出来的数据结果存入寄存器,然后再输给另外一个模块 |
| |
相关帖子 |
|
| ||
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛 ( 京ICP备20003123号-1 )
GMT+8, 2024-12-25 02:25 , Processed in 0.058116 second(s), 23 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.