|
2481| 2
|
quartus中有个模块编译后被优化掉了 显示该模块Logic cells为0 是什么原因 请教谁知道 |
| ||
| ||
/1
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-11-4 09:49 , Processed in 0.064745 second(s), 19 queries .
Powered by Discuz! X3.4
Copyright © 2001-2023, Tencent Cloud.