| 
 
 2066| 3
 
 | 
`resetall ,这个在一个verilog模块的最开始是什么意思呀? | 
  | ||
  | ||
 /1 
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-11-4 09:36 , Processed in 0.069033 second(s), 20 queries .
Powered by Discuz! X3.4
Copyright © 2001-2023, Tencent Cloud.