楼主: interig
|
两个FPGA芯片,各自有各自的配置芯片,只共用一个时钟信号,可两个输出不能同步 |
| ||
| ||
| ||
| ||
| ||
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛 ( 京ICP备20003123号-1 )
GMT+8, 2024-12-26 02:16 , Processed in 0.058897 second(s), 16 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.