2000| 1
|
quartus ii 7.2在VHDL生成电路模块时要连接打印机,怎么办? |
相关帖子 |
|
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-3-11 09:00 , Processed in 0.061877 second(s), 24 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.