6458| 14
|
testbench问题!!ise中为什么不能编写verilog的testbench?却能编写vhdl的. |
| ||
相关帖子
|
||
| ||
| ||
| ||
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛 ( 京ICP备20003123号-1 )
GMT+8, 2024-12-25 00:57 , Processed in 0.067202 second(s), 23 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.