3490| 4
|
用Verilog写了一个串口的程序,只能收发单个字节,即收发8个数据位 |
相关帖子 |
|
| ||
| ||
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-4-19 21:19 , Processed in 0.073728 second(s), 24 queries .
Powered by Discuz! X3.4
© 2001-2023 Discuz! Team.