集成电路技术分享

 找回密码
 我要注册

QQ登录

只需一步,快速开始

搜索
查看: 1248|回复: 0

求解答 拜谢

[复制链接]
zhiweiqiang33 发表于 2013-6-26 14:24:13 | 显示全部楼层 |阅读模式
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LED_Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
大家是怎么解决的这个警告
没有时序约束
您需要登录后才可以回帖 登录 | 我要注册

本版积分规则

关闭

站长推荐上一条 /1 下一条

QQ|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛 ( 京ICP备20003123号-1 )

GMT+8, 2024-12-24 10:48 , Processed in 5.037996 second(s), 23 queries .

Powered by Discuz! X3.4

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表