|
1687| 0
|
用RDY引脚作为输入 读输入电平然后进行相关输出 为啥不正确啊? |
/1
|小黑屋|手机版|Archiver|fpga论坛|fpga设计论坛
( 京ICP备20003123号-1 )
GMT+8, 2025-11-5 01:49 , Processed in 0.062705 second(s), 19 queries .
Powered by Discuz! X3.4
Copyright © 2001-2023, Tencent Cloud.