- HDB3编译码试验 (1篇回复)
- Modelsim_10.1c_crack (1篇回复)
- NC-Verilog Simulator实验 (1篇回复)
- Quartus_II_Timing (1篇回复)
- Verilog HDL书稿解密 (1篇回复)
- verilog代码规范 (1篇回复)
- train (1篇回复)
- Verilog (1篇回复)
- Verilog_Reference_Guide (1篇回复)
- Vivado 简明教程 (1篇回复)
- iic_slave (1篇回复)
- systemverilog功能与验证-钟文枫-原书代码（部分） (1篇回复)
- Verilog HDL程序设计实例详解. (1篇回复)
- Vivado 简明教程 (1篇回复)
- Xilinx FPGA权威设计指南 Vivado 2014集成开发环境 (1篇回复)
- Digital Design and Computer Architecture (1篇回复)
- slimbus原创中文解析 (1篇回复)
- SystemVerilog与功能验证 (1篇回复)
- VHDL数字电路设计教程 (2篇回复)
- Digital Design and Computer Architecture (2篇回复)
- XILINX ISE 14.7 迅雷下载地址 (2篇回复)
- SystemVerilog for Verification(3rd) (4篇回复)
- 完美时序--all (6篇回复)
- modelsim-win32-10.1c-se (5篇回复)
- 小脚丫FPGA开发板二代 VS 小脚丫FPGA开发板一代（采用Lattice的EDA工具Diamond） (5篇回复)
- MITvhdl (2篇回复)
- vhdl-tutorial (2篇回复)
- 雾盈FPGA笔记汇总目录 (12篇回复)
- Perl语言入门第4版 (3篇回复)
- VHDL数字电路设计教程 (3篇回复)
- Digital[1].Logic.And.Microprocessor.Design.With.VHDL (3篇回复)
- Active Serial Remote System (3篇回复)
- VCS_Lab_Guide (3篇回复)
- 芯天地verilog硬件描述建模篇.pdf (4篇回复)
- Verilog基本电路设计指导书.pdf (2篇回复)
- SystemVerilog Verification UVM 1.1 (3篇回复)
- ModelSimSetup-13.1.0.162.haozip (4篇回复)
- ug873-zynq-ctt (1篇回复)
- CMOS VLSI design- Weste N.H.E., Harris D. 3ed., Pearson AW, 2005.part01 (1篇回复)
- vivado_2016.2_lic (0篇回复)
